Abstract: C-element is a widely used component in soft-error tolerant designs to construct a robust soft-tolerant mechanism; however, C-element itself is not a robust device. In this paper, we proposed a robust C-element design by employing two transistors operating in saturation region parallel connected with C-element upper pMOS and lower nMOS to enhance its softerror tolerance. By utilizing the proposed C-element in the prior-art isolated latch designs, the maximum soft error tolerance can be improved by 25.87% as compared with conventional C-element.
Introduction
With the progress of semiconductor process, the critical charge (critical charge is the minimum charge required for maintaining the correct logic state) of circuit becomes less due to reduced supply voltage and decreased feature size of transistors. As a result, the transistor device becomes more susceptible to noise [1] . With the exponential grow of transistor density in a chip, the soft error rate (SER) in chip also increase rapidly [2] .
The occurrence rate of single-event-upsets (SEUs) is about four times to singleevent-transients (SETs) [3] . Hence, strengthening the soft error tolerance of sequential element is an emerging design issue. Among sequential elements, latch is the most fragile element to soft error since its latching window is much longer than other register elements [8] . Recently, there are many soft error mitigation latch designs have been proposed [4, 5, 6, 7, 8, 9] . These designs can be classified into the node strengthen type and the soft-error isolation type. Usually, the soft-error isolation designs [6, 7, 8, 9] can provide more superior soft error resilience by masking the propagation of soft error with a key component, C-element. C-element is supposed to be soft error free. However, the internal nodes of C-element would also be influenced by other particles causing SET; if SET is captured by the feedback loop in the storage element would further lead to SEU. In this paper, we proposed a robust C-element design by using an extra feedback charge mechanism to enhance the internal node against from soft error. We exploit the proposed Celement utilizing in the prior soft error isolation latch designs to demonstrate its SER improvement.
The proposed soft error tolerant C-element
The conventional C-element is shown as Fig. 1(a) . C-element has the property where its output node updates the logic state only when the two input signals are identical. If the two inputs are different, the output remains at its previous state. According to this property, C-element can be used to protect the output node against from the soft error occurring in the internal node of a latch circuit. The success of soft error isolation mechanism is established on the premise that the Celement component is soft-error free. As SET occurred at internal node n1 or n2 of output stage C-element, the error signal would propagate to the output of latch directly. The fragile nodes in C-element would lead to the disintegration of softerror isolation mechanism.
To enhance the soft error tolerance of C-element, we proposed a new C-element scheme to strengthen the soft error resistance ability in the internal nodes of Celement, as shown in Fig. 1(b) . Two additional transistors MN and MP are added to the conventional C-element. The gate terminals of these two transistors are connected to the output node, while their drain terminals are connected to VDD and VSS and their source terminals are connected to n1 and n2, respectively. In this way, the charge of n1 or n2 can be compensated by using transistor MP or MN as the soft error occurred in the C-element. Moreover, MP and MN can always operate in saturate region to provide a stable and rapid response drain current. Fig. 1(c) shows the voltage and current change of conventional C-element and the proposed design as the SET influence node n1 directly. The voltage of node n1 in the conventional C-element significantly drops due to no charging path for compensating the outflow charge. In the proposed design, the compensation path through MN can mitigate the attacking charge in n1 and smooth the current variance in M1. The outflow or inflow charges causing by SET could be charged or discharged actively by using MN/MP; therefore, the soft error tolerance of C-element can be enhanced as SET occurred in node n1 or n2.
Performance comparison results
In this paper, we evaluate the SER of latch causing by high-energy neutrons using the method proposed in [10], the SER for each circuit node can be calculated by equation (1):
F represents the neutron flux which energy 10 MeV, we employ
. Ai represents the area of Drain; and K represents the reference value of SER which is a process dependent parameter. We set K ¼ 2:2 Â 10 À5 base on [10]; Q S represents the sensitivity to high-energy neutrons of each process, smaller Q S means that process would be affected by high-energy neutrons less. According to [10], we set Q SP ¼ 6:2 fC, Q SN ¼ 13 fC. Q CRIT represents the critical charge of each node, which is defined as the total amount of charge for increasing or decreasing the voltage over 1/2 VDD. The critical charge is obtained by using a functional controlled current source connecting to the circuit node. The function can be represents as equation (2) [10]:
T represents the time of the current glitch resulting by the high-energy neutrons in transistor, about dozens of ps [10] . Q COLL represents the total amount of charges collected by transistor in a single event. The charge Q COLL make the internal node voltage flip over 1/2 VDD is defined as the critical charge Q CRIT in this node. Once Q CRIT i is obtained, SER i can be calculated. By summing the SER i of each circuit node can obtain the SER of circuit. Note that the unit of SER is failure in time (FIT) per megabits; however, the number of bits per chip would increase exponentially along with the process trend [10] . Therefore, we evaluate the soft error tolerance by using SERA which shows the soft error rate in per silicon area. We utilizes the proposed soft error tolerant C-element in the soft error isolation latch designs, such as FERST, SIN-LC, HiPeR, and HLR are shown in Fig. 2 . We replace the output stage C-element of each latch design by using the proposed robust C-element to demonstrate the SER improvement. We also replace the output stage C-element with extra adding capacitance loading for SER performance comparisons, as shown in Fig. 2(e) .
By utilizing the proposed C-element, the critical charge of internal node in the output stage C-element can be increased. As compared with the conventional latch, the soft error tolerance in FERST, SIN-LC, HiPeR, and HLR can be improved by 83.2%, 69.1%, 77.1%, and 73.6%, respectively, as shown in Fig. 3 . The SERA is averagely raised by 10.14% while adopting the proposed robust C-element. SIN-LC inherently behaves with simple structure and its fragile nodes all locate in Celement element. Moreover, the area weighting of internal nodes in C-element is higher. Therefore, the SERA improvement in SIN-LC is the most obvious, which is raised by 25.87%. The structure itself in HiPeR is more complicated and the area weighting of internal nodes in C-element is lower. Hence, the SERA improvement in HiPeR is not as obvious as SIN-LC. In HLR, the insertion of clock control transistor in C-element is to eliminate the signal contention; however, two additional vulnerable nodes are generated, which would lower its soft error tolerance. The SERA in FERST itself is high; therefore, the improvement range is restricted by its superior soft-error tolerance. It is noted that the extra loading capacitance in the vulnerable node can also increase its critical charge. However, the SERA can only averagely be raised by 1.41% since the extra loading capacitance can only raise the critical charge in a passive way. The power, delay, and area would slightly increase while adopting the proposed C-element, as shown in Table I . The delay increase of HLR is the most obvious as compared with the other latch designs because delay time in the original HLR is very short. The increase of power for each design is averagely 0.27 µW, which only increases 2.13%. The average area overhead is 15.05% with two extra transistors. For the overall DSP or ALU chip area, the area overhead in the latch circuit is negligible. However, the enhancement in SERA is obvious. 
Conclusion
In this paper, a robust C-element design is presented. The analysis results show that the soft error tolerance of isolation latch designs utilizing our proposed C-element can be further improved by averagely 10.14%, while its maximum improvement can be 25.87%. The extra cost of power and delay only increase by averagely 2.13% and 9.75%, respectively.
